

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. FILING DATE | | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------------------|----------------|-------------------------|---------------------|------------------|
| 09/932,408 | 08/18/2001 | Russell Dickerson | 230074-0237 | 4316 |
| 7 | 590 05/10/2005 | EXAMINER | | |
| Ted R. Rittma | aster | CHAI, LONGBIT | | |
| Foley & Lardn | ег | | · · · | |
| Suite 3500 | | ART UNIT | PAPER NUMBER | |
| 2029 Century I | | 2131 | | |
| Los Angeles, (| CA 90067-3021 | DATE MAILED: 05/10/2005 | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | Applicati | on No. | Applicant(s) | | | | | |
|---|---|--------------------|-----------------------------------|-------------------------|--------------|--|--|--|--|
| | | 09/932,408 | | DICKERSON ET AL. | | | | | |
| Office Action Summary | | Examine | | | | | | | |
| | | Longbit C | hai | 2131 | • | | | | |
| Period fo | The MAILING DATE of this communication app | 1 | | 1 | Idress | | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). | | | | | | | | | |
| Status | | | | | | | | | |
| 1)🖂 | Responsive to communication(s) filed on 28 M | <u> 1arch 2005</u> | | | | | | | |
| 2a)⊠ | 1)⊠ This action is FINAL . 2b)□ This action is non-final. | | | | | | | | |
| 3) | 3) Since this application is in condition for allowance except for formal matters, prosecution as to the ments is | | | | | | | | |
| closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. | | | | | | | | | |
| Dispositi | on of Claims | | | | | | | | |
| 4) 🖂 | 4) Claim(s) <u>1-24</u> is/are pending in the application. | | | | | | | | |
| 4a) Of the above claim(s) is/are withdrawn from consideration. | | | | | | | | | |
| 5) | 5) Claim(s) is/are allowed. | | | | | | | | |
| 6)⊠ | 6)⊠ Claim(s) <u>1-24</u> is/are rejected. | | | | | | | | |
| 7) | 7) Claim(s) is/are objected to. | | | | | | | | |
| 8) | 8) Claim(s) are subject to restriction and/or election requirement. | | | | | | | | |
| Application Papers | | | | | | | | | |
| 9) | 9)☐ The specification is objected to by the Examiner. | | | | | | | | |
| 10)⊠ The drawing(s) filed on <u>28 March 2005</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner. | | | | | | | | | |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | | | | | |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). | | | | | | | | | |
| 11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. | | | | | | | | | |
| Priority under 35 U.S.C. § 119 | | | | | | | | | |
| 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). | | | | | | | | | |
| a) All b) Some * c) None of: | | | | | | | | | |
| 1. Certified copies of the priority documents have been received. | | | | | | | | | |
| | 2. Certified copies of the priority documents have been received in Application No | | | | | | | | |
| 3. Copies of the certified copies of the priority documents have been received in this National Stage | | | | | | | | | |
| application from the International Bureau (PCT Rule 17.2(a)). | | | | | | | | | |
| * See the attached detailed Office action for a list of the certified copies not received. | | | | | | | | | |
| | | | | | | | | | |
| Attachmen | tie) | | | | | | | | |
| l — | e of References Cited (PTO-892) | | 4) Interview Summary | (PTO-413) | | | | | |
| 2) D Notic | e of Draftsperson's Patent Drawing Review (PTO-948) | • | Paper No(s)/Mail D | ate | | | | | |
| | mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date |) | 5) Notice of Informal F 6) Other: | Patent Application (PT) | O-152) | | | | |
| U.S. Patent and T | | | | | | | | | |
| PTOL-326 (R | | ction Summa | ry Pa | art of Paper No./Mail D | ate 20050429 | | | | |

DETAILED ACTION

Response to Arguments

- 1. Applicant's arguments filed on 3/28/2005 with respect to the subject matter of the instant claims have been fully considered but are not persuasive.
- 2. As per claim 1 and 13, Applicant argues that Nasu does not disclose a semiconductor device, which enters the secure mode, nor does it address the problems inherent with the use of in-circuit emulators (Page 9 2nd Paragraph). Examiner notes Applicant's arguments have been fully considered but are not persuasive. Nasu teaches semiconductor device which enters the secure mode (Nasu: Column 1 Line 50 57 and Column 3 Line 7 21: Nasu teaches using, at least, two modes to protect the semiconductor device being read out from the outside for security of data which are (a) normal mode, and (b) programming mode). With respect to the use of in-circuit emulators, Applicant's argument has no merit since the alleged limitation has not been recited into the claim.
- 3. As per claim 24, Applicant argues that Nasu does not teach or suggest the use of a read protection control circuit and a series of AND gate circuits when the semiconductor device is connected to an in-circuit emulator (Page 10 1st Paragraph). Examiner notes Nasu teaches the use of a read protection control circuit and a series of AND gate circuits (Nasu: Column 9 Line 16 22, Figure 10A and Figure 12A). Furthermore, Nasu teaches read protection set by a read control circuit to control the read-out of data from the outside (Nasu: Column 9 Line 13 15). Examiner notes an

ICE (in-circuit emulator) is indeed one of the external devices that intend to read out the secure data from the outside, and therefore, it is self-evident that the claim limitation as Applicant argues is fully covered by Nasu.

- 4. As per claim 3, Applicant argues that Nasu does not disclose selecting a multiplex channel with the control signal in order to obstruct access to the secure area of the semiconductor device that has entered a secure mode (Page 11 1st Paragraph). Examiner interprets the multiplex channel as to select the data output from either one of at least two data input based on the status of the control signal. In light of this, first of all, Nasu teaches (a) memory control register permits the secure data protection (Nasu: Figure 14 / D4, Column 10 Line 28 31) (b) the content of memory control register is further determined (or delivered) based on the status of the selector with the input either from a parallel terminal or from a serial terminal (Nasu: Column 9 Line 57 59 and Column 10 Line 49 52) and thereby a selector is considered as a multiplex to meet the claim language. Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).
- 5. As per claim 5, Applicant argues that the cited prior arts do not disclose encryption (Page 11 2nd Paragraph). Examiner notes Applicant Admitted Prior-art teaches providing data protection mechanism through the use of data encryption in conjunction with security operation modes (Publication Number: 2003/0212897: see for example, Paragraph [0005]).

- 6. As per claim 6, Applicant argues that Nasu does not teach decoding a plurality of signals to generate the control signal (Page 11 3rd Paragraph). Examiner notes Nasu teaches using a least one of signals output from the second non-volatile memories to generate the signal indicating the read protection for the first non-volatile memories is enabled (Nasu: Column 2 Line 51 58). Examiner further notes a decoder function is interpreted as a type of hardware circuit that produces selected output signal(s) based on the combination of input signals it receives (i.e. a plurality of input signals it receives from the second non-volatile memories). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).
- 7. As per claim 10, Applicant argues that the cited prior-arts do not teach or suggest the use of an in-circuit emulator in conjunction with a semiconductor device and a control signal which indicates that the semiconductor device has entered a secure mode obstructing access to the secure area utilizing the control signal (Page 12 2nd Paragraph). Examiner notes (a) Nasu is relied upon providing read protection set by a read control circuit to control the read-out of data from the outside (Nasu: Column 9 Line 13 15). Examiner notes an ICE (in-circuit emulator) is indeed one of the external devices that intend to read out the secure data from the outside. (b) Applicant Admitted Prior-art is relied upon to disclose that an ICE is indeed well known in the art to allow a developer to write and debug code and to observe the internal memory and program flow on the fly (Publication Number: 2003/0212897: Paragraph [0007]) and (c) Nasu further teaches semiconductor device which enters the secure mode (Nasu: Column 1

Art Unit: 2131

Page 5

Line 50 – 57 and Column 3 Line 7 – 21: Nasu teaches using, at least, two modes to protect the semiconductor device being read out from the outside for security of data – which are (a) normal mode, and (b) programming mode). Therefore, the cited prior arts does teach the use of an in-circuit emulator in conjunction with a semiconductor device and a control signal which indicates that the semiconductor device has entered a secure mode obstructing access to the secure area utilizing the control signal (via the selected mode).

- 8. As per claim 12, Applicant argues that the cited prior-arts do not teach or suggest the command generated by the ICE is a software interrupt (Page 12 3rd Paragraph). Examiner notes Boyee teaches a microprocessor debug tool that has a ROM emulator (i.e. equivalent to a ICE tool) with a protected monitor memory portion for command fragments specified by the user to be executed upon receipt of a software interrupt on detection of a user specified event (Boyee: Column 3 Line 61 68) and the result of the command execution is detected by a word recognizer to interface with the user (Boyee: Column 3 Line 68 Column 4 Line 2). Examiner notes an ICE command can thus be considered as associated with software interrupt and is executed as user specified. Therefore, Boyce teaches a software interrupt is generated from a microprocessor debug tool which has an emulator upon detection of a user specified event including a user command
- 9. With respect to the rest of arguments, see the same reasons as the response set forth in the following Office action.

Art Unit: 2131

Page 6

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraph of 35 U.S.C. 102 that forms the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 10. Claims 1 4, 6 9, 13 16 and 19 23 are rejected under 35 U.S.C. 102(b) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Nasu (Patent Number: 6088262).

As per claim 1 and 13, Nasu teaches a method for obstructing access to a secure area of a semiconductor device comprising:

providing a control signal indicating that the semiconductor device has entered a secure mode (Nasu: see for example, Column 1 Line 50 - 57 and Column 3 Line 7 - 21, Column 9 Line 20, Column 2 Line 51 - 55 and Figure 12A and Figure 15A: Nasu teaches semiconductor device which enters the secure mode (Nasu: Column 1 Line 50 - 57 and Column 3 Line 7 - 21: Nasu teaches using, at least, two modes to protect the semiconductor device being read out from the outside for security of data – which are (a) normal mode, and (b) programming mode). Read protection signal is an equivalent to the control signal); and obstructing access to the secure area utilizing the control signal (Nasu: see for example, Column 9 Line 12 - 15).

Art Unit: 2131

As per claim 2 and 14, Nasu teaches the claimed invention as described above (see claim 1 and 13 respectively). Nasu further teaches obstructing access to the secure area comprises gating another signal with the control signal (Nasu: see for example, Figure 12A and Figure 15A).

As per claim 3, Nasu teaches the claimed invention as described above (see claim 1). Nasu further teaches obstructing access to the secure area comprises is selecting a multiplexer channel with the control signal (Nasu: see for example, Figure 14 / D4, Column 10 Line 28 – 31, Column 9 Line 57 – 59 and Column 10 Line 49 – 52, Figure 12A and Figure 15A: Examiner interprets the multiplex channel as to select the data output from either one of at least two data input based on the status of the control signal. In light of this, first of all, Nasu teaches (a) memory control register permits the secure data protection (Nasu: Figure 14 / D4, Column 10 Line 28 – 31) (b) the content of memory control register is further determined (or delivered) based on the status of the selector with the input either from a parallel terminal or from a serial terminal (Nasu: Column 9 Line 57 – 59 and Column 10 Line 49 – 52) and thereby a selector is considered as a multiplex to meet the claim language. Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

As per claim 4, Nasu teaches the claimed invention as described above (see claim 1). Nasu further teaches obstructing access to the secure area comprises enabling

1993).).

another circuit with the control signal (Nasu: see for example, Figure 12A, Figure 15A

and column 2 Line 24 - 27).

As per claim 6, Nasu teaches the claimed invention as described above (see claim 1). Nasu further teaches providing a control signal further comprises decoding a plurality of signals to generate the control signal (Nasu: see for example, column 2 Line 51 – 58: Examiner notes Nasu teaches using a least one of signals output from the second non-volatile memories to generate the signal indicating the read protection for the first non-volatile memories is enabled (Nasu: Column 2 Line 51 – 58). Examiner further notes a decoder function is interpreted as a type of hardware circuit that produces selected output signal(s) based on the combination of input signals it receives (i.e. a plurality of input signals it receives from the second non-volatile memories). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir.

As per claim 7, Nasu teaches the claimed invention as described above (see claim 1). Nasu further teaches the control signal transitions from a first logic state to a second logic state when the semiconductor device enters the secure mode (Nasu: see for example, Figure 15B).

As per claim 8, Nasu teaches the claimed invention as described above (see claim 7). Nasu further teaches the first logic state is a logic high and the second logic state is a logic low (Nasu: see for example, Figure 15B).

As per claim 9, Nasu teaches the claimed invention as described above (see claim 7). Nasu further teaches the first logic state is a logic low and the second logic state is a logic high (Nasu: see for example, Figure 15B).

As per claim 15, Nasu teaches the claimed invention as described above (see claim 14). Nasu further teaches the logic gate is an AND gate having a first input connected to the first circuit such that the first input responds to the control signal (Nasu: see for example, Column 2 Line 51 – 55 and Figure 12A); a second input connected to a circuit supplying output data (Nasu: see for example, Figure 12A Element 805); and an output connected to a port of the semiconductor device (Nasu: see for example, Figure 10A).

As per claim 16, Nasu teaches the claimed invention as described above (see claim 13). Nasu further teaches second circuit is a multiplexer (Nasu: see for example, Figure 12A and Figure 15A: a multiplex circuit is an obvious design variant from the AND gate composition circuit).

As per claim 19, Nasu teaches the claimed invention as described above (see claim 13). Nasu further teaches the secure area comprises memory (Nasu: see for example, Figure 16).

As per claim 20, Nasu teaches the claimed invention as described above (see claim 13). Nasu further teaches the semiconductor device is an application specific integrated circuit (Nasu: see for example, Figure 16: the semiconductor devices are targeted specifically to image / sound applications and therefore it is considered as an application specific integrated circuit. Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

As per claim 21, Nasu teaches the claimed invention as described above (see claim 13). Nasu further teaches the first circuit is a microprocessor core (Nasu: see for example, Figure 16 and Column 2 Line 51 - 57).

As per claim 22, Nasu teaches the claimed invention as described above (see claim 13). Nasu further teaches the the first circuit is a decoder (Nasu: see for example, Column 2 Line 51 – 58: Nasu teaches using a least one of signals output from the second non-volatile memories to generate the signal indicating the read protection for the first non-volatile memories is enabled. Examiner further notes a decoder function is interpreted as a type of hardware circuit that produces selected output signal(s) based

on the combination of input signals it receives (i.e. a plurality of input signals it receives from the second non-volatile memories). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993)).

As per claim 23, Nasu teaches the claimed invention as described above (see claim 15). Nasu further teaches the output is buffered before connecting to the port (Nasu: see for example, Column 3 Line 62 – 63 and Figure 10A).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

A person shall be entitled to a patent unless -

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 11. Claims 2, 4, 5, 10 11, 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nasu (Patent Number: 6088262), in view of Applicant Admitted Priorart (Publication Number: US 2003/0212897 A1), hereinafter referred to as AAP.

As per claim 24, Nasu teaches system for obstructing access to a secure area of a semiconductor device comprising:

Art Unit: 2131

an AND gate having a first input connected to the control line, a second input connected to the data output line, and an output connected to an input of a buffer (Nasu: see for example, Column 9 Line 16 – 22, Figure 10A and Figure 12A).

Nasu does not teach a port implemented in the semiconductor device for connecting to an in-circuit emulator, wherein a line on the port is also connected to an output of the buffer.

AAP teaches a port implemented in the semiconductor device for connecting to an in-circuit emulator, wherein a line on the port is also connected to an output of the buffer (AAP: see for example, Figure 3A Element 22, Paragraph [0030]).

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine the teaching of AAP within the system of Nasu because AAP teaches an ICE (well known in the art) provides as an effective debug tool to allow a developer to write and debug code and to observe the internal memory and program flow on the fly (Publication Number: 2003/0212897: Paragraph [0007])

Therefore, Nasu as modified further teaches:

a microprocessor core (AAP: see for example, Figure 3A Element 40); a decoder connected to an output of the microprocessor core (AAP: see for example, Figure 3A Element 46); a control line connected to an output of the decoder; a circuit for supplying output data; a data output line connected to an output of the circuit for supplying output data (AAP: see for example, Figure 3A Element 48).

when the in-circuit emulator requests access to the secure area, the microprocessor core generates microprocessor signals for decoding by the decoder

Art Unit: 2131

(AAP: see for example, Paragraph [0030] $1^{st} - 5^{th}$ sentences) & (Nasu: see for example, Column 1 Line 55 – 57), and

wherein the decoder decodes the microprocessor signals and generates a control signal on the control line connected to the first input of the AND gate, and wherein the AND gate outputs an obstructing signal to obstruct access by the in-circuit emulator to the secure area (Nasu: see for example, Column 9 Line 13 – 15 and Column 1 Line 55 – 57: Nasu teaches read protection set by a read control circuit to control the read-out of data <u>from the outside</u> (Nasu: Column 9 Line 13 – 15). Examiner notes an ICE (in-circuit emulator) is indeed one of the external devices that intend to read out the secure data from the outside, and therefore, it is self-evident that the claim limitation as Applicant argues is fully covered by Nasu) & (AAP: see for example, Paragraph [0030] 1st – 5th sentences).

As per claim 5, Nasu teaches the claimed invention as described above (see claim 1). Nasu does not teach the secure area is used in connection with data encryption.

AAP teaches the secure area is used in connection with data encryption (AAP: see for example, Paragraph [0004] – Last sentence and Paragraph [0005]: AAP teaches semiconductor devices implementing data encryption functions utilizing two modes: a user mode and a supervisor mode).

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine the teaching of AAP within the system of Nasu because

(a) Nasu teaches protecting data from being read out from the outside for secure data and thereby enhancing the overall system security (Nasu: see for example, Column 1 Line 55 – 57) and (b) AAP teaches providing data protection mechanism through the use of data encryption in conjunction with security operation mode (AAP: see for example, Paragraph [0005]).

As per claim 10, Nasu teaches the claimed invention as described above (see claim 1). Nasu does not teach connecting an in-circuit emulator to the semiconductor device; and generating a command from the in-circuit emulator to the semiconductor device, wherein the command requests access to the secure area of the semiconductor.

AAP teaches connecting an in-circuit emulator to the semiconductor device; and generating a command from the in-circuit emulator to the semiconductor device, wherein the command requests access to the secure area of the semiconductor (AAP: see for example, Paragraph [0006] and [0007]: Examiner notes (a) Nasu is relied upon providing read protection set by a read control circuit to control the read-out of data <u>from the outside</u> (Nasu: Column 9 Line 13 – 15). Examiner notes an ICE (in-circuit emulator) is indeed one of the external devices that intend to read out the secure data from the outside. (b) Applicant Admitted Prior-art is relied upon to disclose that an ICE is indeed well known in the art to allow a developer to write and debug code and to observe the internal memory and program flow on the fly (Publication Number: 2003/0212897: Paragraph [0007]) and (c) Nasu further teaches semiconductor device which enters the secure mode (Nasu: Column 1 Line 50 – 57 and Column 3 Line 7 – 21: Nasu teaches

using, at least, two modes to protect the semiconductor device being read out from the outside for security of data – which are (a) normal mode, and (b) programming mode). Therefore, the cited prior arts does teach the use of an in-circuit emulator in conjunction with a semiconductor device and a control signal which indicates that the semiconductor device has entered a secure mode obstructing access to the secure area utilizing the control signal (via the selected mode).

See the same rationale of combination applied here as above in rejecting the claim 24.

As per claim 11, Nasu as modified teaches the claimed invention as described above (see claim 10). Nasu as modified further teaches the semiconductor device enters the secure mode when the in-circuit emulator is connected to the semiconductor device (Nasu: see for example, Column 1 Line 55 – 57).

As per claim 17, Nasu teaches the claimed invention as described above (see claim 13). Nasu doe not teach comprising a port for an in-circuit emulator.

AAP teaches comprising a port for an in-circuit emulator (AAP: see for example, Figure 3A).

See the same rationale of combination applied here as above in rejecting the claim 24.

As per claim 18, Nasu as modified teaches the claimed invention as described above (see claim 17). Nasu as modified further teaches the semiconductor device

enters the secure mode when the in-circuit emulator is connected to the port (Nasu: see for example, Column 9 Line 16 – 22, Figure 10A and Figure 12A) & (AAP: see for example, Figure 3A Element 22).

12. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nasu (Patent Number: 6088262), in view of Applicant Admitted Prior-art (Publication Number: US 2003/0212897 A1), hereinafter referred to as AAP, and in view of Boyce (Patent Number: 4796258).

As per claim 12, Nasu as modified teaches the claimed invention as described above (see claim 10). Nasu as modified does not teach the command is a software interrupt.

13. Boyce teaches the command is a software interrupt (Boyce: see for example, Column 3 Line 61 – 68: Examiner notes Boyee teaches a microprocessor debug tool that has a ROM emulator (i.e. equivalent to a ICE tool) with a protected monitor memory portion for command fragments specified by the user to be executed upon receipt of a software interrupt on detection of a user specified event (Boyee: Column 3 Line 61 – 68) and the result of the command execution is detected by a word recognizer to interface with the user (Boyee: Column 3 Line 68 – Column 4 Line 2). Examiner notes an ICE command can thus be considered as associated with software interrupt and is executed as user specified. Therefore, Boyce teaches a software interrupt is generated from a

microprocessor debug tool which has an emulator upon detection of a user specified event including a user command).

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to combine the teaching of Boyce within the system of Nasu as modified because Boyce teaches providing a microprocessor debug tool which can effectively monitor the system operation (Boyce: see for example, Column 1 Line 44 – 47).

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2131

Page 18

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Longbit Chai whose telephone number is 571-272-3788. The examiner can normally be reached on Monday-Friday 8:00am-4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ayaz R. Sheikh can be reached on 571-272-3795. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Longbit Chai Examiner Art Unit 2131

LBC SUPC

AYAZ SHEIKH
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100